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Abstract - This paper uses the similarity between SHA-224 and SHA-256 algorithms to design the SHA-224/256 IP core
oriented Digital Signature. The IP core uses parallel structure and pipeline technology to simplify the hardware design and
improve the speed by 26%. Finally this IP core is implemented on the Altera’s FPGA EP2C20F484C6 chip. And its
simulation result can run rightly under the 100MHz frequency. This IP core can be widely used in the data integrity and
consistency verification, pseudo random number generation and other areas of cryptography.
Keywords- Digital Signature; SHA-224/256; IP core; FPGA.

I.

compressed into 224 bits and 256 bits. SHA-224
algorithm and SHA-256 algorithm have only two
differences: first, the initialized hash values are
different; second, the results of SHA-224are needed
to be truncated.

INTRODUCTION

SHS (Secure Hash Standard) is a hash algorithm
(FIPS PUB 180-1), released by United States
National Institute of Standards and Technology
(NIST) in 1995. Because the algorithm is collisionresistance and non-reversible, it is widely used in the
information security field at present, which are more
well-known SSL, IPSec and PKCS. But as people
study the algorithm in-depth, its security has also
been questioned and threatened[1][2]. This has
prompted NIST release the latest SHS specifications
(FIPS PUB 180-3) in October 2008. With the
previous version (FIPS PUB 180-2 CHANGE
NOTICE, August 2002), the biggest difference is that
SHA-224 algorithm has been formally included in the
SHS standard. Because SHS algorithm itself is a very
complex algorithm, its calculation is to a larger
quantity, and each iteration needs to rely on the
previous calculation, it is often used hardware
[3]
implementation to increase the processing speed .
This paper uses the similarity between SHA-224 and
SHA-256 algorithm and hardware description
language to design and implement the time division
multiplexing SHA-224/256 IP core. The IP core will
not only be able to generate digital signature to
protect the information integrity and security, but also
generate the double-key of 3DES algorithm to
provide a more reliable, safe, and convenient keys. So
it has a broadapplication prospects. A typical
application of SHA in the digital signature algorithm
is shown in Fig.1.

Figure1. Application Diagram of SHA-224/256 In Digital
Signatures

SHA-256 algorithm has two steps to complete
the calculation. The first step is to preprocess the
input message to be filled and divided, generating
512 bits blocks. The second step is to calculate the
hash value, that is to say, every block operates to
produce the final results. After dividing blocks, every
block messages can be processed by the following
methods. And the details are described in reference
[4].
(1)

Giving K0, K1, …, K63 sixty-four 32-bits K
the initial value.

(2)

Giving H0, H1, H2, H3, H4, H5, H6, H7eight
32-bits variables the specified initial hash
values. Every block messages is to do the
from step (3) to(7).

(3)

Divide the 512bits block into sixteen 32-bits
words W0, W1, …, W15.

(4)

For i = 16 to 63

II. COMPUTER BUS MEMORY SYSTEM
DESIGN
SHA-224 and SHA-256 are the two kinds of
algorithms in the SHS standard (FIPS PUB 180-3).
They can handle input messages whose length is less
64
than 2 bits, but the outputs are separately
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S0=ROTR (Wi-15)
18

III. SYSTEM DESIGN AND
IMPLEMENTATION

3

⊕ROTR (Wi-15) SHR (Wi-15)
7

19

10

S1=ROTR (Wi-2)⊕ROTR (Wi-2) ⊕SHR (Wi-2)

Every sub-module of the entire IP core is
designed according to the data flow of the SHA-256
algorithm.

+S

Wi=Wi-16 0+Wi-7+S1
(5)

Initialize the hash value, a = H0, b = H1, c =
H2, d = H3, e = H4, f = H5, g = H6, h = H7.

(6)

For i = 0 to 63
2

13

First, determine the interfaces of the IP core.
Considering the portability of the IP core, 32-bits data
bus and 11-bits control bus. Control bus includes
clock signal, reset signal, control enable signal,
function selection signal, control signal and state
signal. Next, According the relationship between
production and consumption of data flow, the IP core
can be divided into the Data pool, ALU(Arithmetic
Logic Unit), Register files and Counter four
parts(shown in Fig.2). Data pool is used to save the
constant and Wt in the algorithm, including the initial
hash value, key value, and the values of the input
words and the expansion words. ALU is used to
complete the
arithmetic and logic operations.
Register files are used as the dedicated registers to

22

S0=ROTR (a)⊕ROTR (a) ⊕ROTR (a)
maj=(a∧b) ⊕(a∧c) ⊕(b∧c)
t2=s0+maj
6

11

25

S1=ROTR (e)⊕ROTR (e) ⊕ROTR (e)
Ch=(e∧f) ⊕(﹁)e∧g)
t1=h+s1+ch+Kt+Wt
h=g, g=f, f=e, e=d+t1, d=c, c=b, b=a, a=t1+t
(7)

Add the hash values a, b, c, d, e, f, g, h
respectively to the variables H0, H1, H2, H3,
H4, H5, H6 and H7.

(8)

Output 256-bits compressed code H0|| H1||
H2|| H3|| H4|| H5|| H6|| H7.

save the values of a，b，c，d，e，f，g，h.
Counter is added 1 in every clock rising edge arrives
to meet the iterative control.
When input the corresponding data and control
signal to the IP core, the IP core does iterative
processing in a block (512 bits).

The signs ∧ , ⊕, ﹁ , + respectively represents
bitwise AND, XOR, NOT and 32-bits addition
m
operation. And ROTR (Wn) represents that Wn
p
rotates right m bits, SHR (Wq) represents that Wq
rotates right p bits. The sign | represents bitwise
connect.
As can be seen from the description of the
algorithm, the core of the whole algorithm is the
second step calculating the hash values. The first step
can be achieved by the upper software. Therefore,
several issues need to be solved for the calculation of
hash values.

Figure 2 : IP Core Architecture

The counter is cleared after every 64 clocks to
maintain synchronization between itself and the
word. Its data flow is the following: Data pool gives
Wt and Kt under the control of the Counter and
sends them to ALU. ALU does the corresponding
arithmetic and logic operations after receiving the
data, and save the results to register files until the end
of this iteration. At the beginning, the blocks, the
words and the end, the Register files you need to
provide the corresponding results for ALU or the
output bus under the control of external control
signals and the Counter

Determine the data bus width. Because the
message length handled by the algorithm is variable,
the external data bus width and the corresponding
control core. From the third step and sixth step of the
algorithm, the relationship between production and
consumption among them entirely can be handled by
the parallel architecture.
The multiplexing of IP core, a group of registers
is used to achieve the time-division multiplexing of
SHA-224 and SHA-256 algorithms.
Performance and area optimization, pipelining
and parallel computing architecture will be used to
design simple structure and fast IP core.

A. Data pool
The Data pool consists of look-up table unit and shift
register unit. Look-up table unit is responsible for
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looking up the key value of this iteration according to
the counter value. Shift register unit is responsible for
completing the expansion from 16 words to 64 words.
There is sixteen 32-bits registers, respectively
recorded as W0 ,W1,…, W14, Wt. When each 512-bits
block is processed, these registers assign and flow
according to the counter value.

TABLE1. SYNTHESIS RESULTS

The assignment will be done less than 16, which
is assigning the first i 32-bits word to Wi and Wt
.When the counter is greater than or equal to 16, the
flow operation will be done, that is, the pipelining
is used among the registers to transfer Wi+1 to

IV. SYNTHESIS AND SIMULATION

Wi（0≤i≤13）and W14 is equal to Wt after every
clock in order to simplify the calculation of Wt
circuit which is satisfying the following expression.

N_W14=ROTR (W14)⊕ROTR (W14)⊕SHR (W14)

In this design, this IP core is described by
Verilog HDL language and has been implemented to
FPGA Altera Cyclone EP2C35F672C6. Then it is
synthesized and routed on the QuartusII 8.0. Finally it
[7]
is simulated by ModelSim to test if the IP core is
correct.

Wt=N_W14+W9+N_W1+W0

A. Synthesis results

7

18

3

N_W1=ROTR (W1)⊕ROTR (W1)⊕SHR (W1)
17

19

10

Table 1 shows the comparison data whether or
not using the CSA adder (Default comprehensive
option), in which the performance is increased by
26% and the resource consumption is also increased
by 26% after using the CSA adder. Taking into
account the internal structure of FPGA, using the
HardCopy technology [8] turns the IP core to ASIC
achieving that the power consumption will be further
reduced and the performance and speed will be
increased by almost 50% [9].

B. ALU
In the processing every word, logical operations
in the every iteration may be a simple combination
circuit, while the arithmetic only needs 32 bits adder
to complete.
From the description of the algorithm,
calculating ‘a’ value is the longest path (It has five
additions). So CSA (Carry Save Adder) of the
parallel structure is used to reduce the carry signal
delay[5][6] brought by the number of additions in
order to improve the entire IP core speed. Due to
every summand is also the intermediate result of the
logical operation, it is as the input of the second level
CSA. And the final calculation results are given by
the CPA (Carry-Propagate Adder). The addition
structure of ‘a’ value is shown in Fig.3

B. Timing simulation
Under that the simulation clock is 100MHz, its
simulation waveforms are shown in Fig.3 (SHA-224)
and Fig.4 (SHA-256), in which the input test string is
：12345678901234567890123456789012345678901
234567890123456 (The length is 448 bits), the result
of SHA-224
Algorithm is：
e1cb99de_19ad01ca_c1cad48b_f5230169_f
d18aaab_1fb2b1ec_a48cd7d5, the result of SHA256
algorithm is：
0be66ce7_2c2467e7_93202906_00067230_
66617916_22e0ca9a_df4a8955_b2ed189c. This IP
core achieves the desired purpose both in function
and timing (consistent with the results of Freeware
Hash & CRC [10]), while the delay and the glitch
phenomenon in the simulation waveform can also
accurately reflect the characteristics of the circuit
delay.
.

Figure3. The Addition Structure of ‘a’ Value
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of EDA tools[J], Microcomputer Information, 2007(23)11-2,
pp.:201-203
[8]

HardCopy II Device Handbook, Volume
http://www.altera.com.cn/literature/hb/hardcopyii/hc_h5v2.pdf

2[OL],

[9]

IC Technology Seminar. FPGA modular design and Altera
HardCopy II structured ASIC[J], World Electronic
Components, 2007,6, pp.: 38-42

[10] febooti.com, Freeware Hash
&
CRC
[OL],http://www.febooti.com/products/filetweak/members/ha
sh-and-crc/


Figure4. The Simulation Result Of SHA-224

Figure5. The Simulation Result Of SHA-256

.V. CONCLUSION
This paper uses the similarity between SHA-224
and SHA-256 algorithms to design a time division
multiplexing IP core. 32-bits data bus makes this
design has a friendly data interface, and the whole
design has a simple hardware structure and fast
running speed and can be widely used in digital
signatures and 3DES key generation systems.
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